"A 7GHz-bandwidth 31.5 GHz FMCW-PLL with novel twin-VCOs structure in 65nm ..."

Shunli Ma et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2017.8240281

access: closed

type: Conference or Workshop Paper

metadata version: 2018-06-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/MaSLR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/MaSLR17
Shunli Ma, Jili Sheng, Ning Li, Junyan Ren:
A 7GHz-bandwidth 31.5 GHz FMCW-PLL with novel twin-VCOs structure in 65nm CMOS. A-SSCC 2017: 321-324

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.