"A 1.4Mb 40-nm embedded ReRAM macro with 0.07um2 bit cell, ..."

Chia-Fu Lee et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2017.8240203

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/LeeLLCC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/LeeLLCC17
Chia-Fu Lee, Hon-Jarn Lin, Chiu-Wang Lien, Yu-Der Chih, Tsung-Yung Jonathan Chang:
A 1.4Mb 40-nm embedded ReRAM macro with 0.07um² bit cell, 2.7mA/100MHz low-power read and hybrid write verify for high endurance application. A-SSCC 2017: 9-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.