"1.55mW 2GHz ERBW 7b 800MS/s 3-stage Pipelined SAR ADC in 28nm CMOS using a ..."

Hyeonsik Kim, Seonkyung Kim, Jintae Kim (2021)

> Home

Details and statistics

DOI: 10.1109/A-SSCC53895.2021.9634748

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/KimKK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/KimKK21
Hyeonsik Kim, Seonkyung Kim, Jintae Kim:
1.55mW 2GHz ERBW 7b 800MS/s 3-stage Pipelined SAR ADC in 28nm CMOS using a Kickback-Cancelling 7T-Dynamic Residue Amplifier with only 16fF Input Capacitance. A-SSCC 2021: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.