"A 4MHz BW 69dB SNDR continuous-time delta-sigma modulator with reduced ..."

Yu-Cheng Chang et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2011.6123561

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/ChangCLL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/ChangCLL11
Yu-Cheng Chang, Wei-Hao Chiu, Chen-Chien Lin, Tsung-Hsien Lin:
A 4MHz BW 69dB SNDR continuous-time delta-sigma modulator with reduced sensitivity to clock jitter. A-SSCC 2011: 265-268

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.