"An approach to topology synthesis of analog circuits using hierarchical ..."

Xiaoying Wang, Lars Hedrich (2006)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2006.1594768

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WangH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WangH06
Xiaoying Wang, Lars Hedrich:
An approach to topology synthesis of analog circuits using hierarchical blocks and symbolic analysis. ASP-DAC 2006: 700-705

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.