"Sleep transistor sizing using timing criticality and temporal currents."

Anand Ramalingam et al. (2005)

> Home

Details and statistics

DOI: 10.1145/1120725.1120832

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/RamalingamZDP05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/RamalingamZDP05
Anand Ramalingam, Bin Zhang, Anirudh Devgan, David Z. Pan:
Sleep transistor sizing using timing criticality and temporal currents. ASP-DAC 2005: 1094-1097

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.