Tun Li, Yang Guo, Sikun Li, Fujiang Ao, Gongjie Li: Parallel verilog simulation: architecture and circuit partition. ASP-DAC 2004: 644-646