"Delay-optimal wiring plan for the microprocessor of high performance ..."

Jun Kikuchi et al. (2000)

> Home

Details and statistics

DOI: 10.1145/368434.368629

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/KikuchiSHM00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/KikuchiSHM00
Jun Kikuchi, Tetsuo Sasaki, Tohru Hashimoto, Kazuhisa Miyamoto:
Delay-optimal wiring plan for the microprocessor of high performance computing machines. ASP-DAC 2000: 265-270

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.