"Timing-driven hierarchical global routing with wire-sizing and ..."

Takahiro Deguchi, Tetsushi Koide, Shin'ichi Wakabayashi (2000)

> Home

Details and statistics

DOI: 10.1145/368434.368586

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/DeguchiKW00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/DeguchiKW00
Takahiro Deguchi, Tetsushi Koide, Shin'ichi Wakabayashi:
Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer. ASP-DAC 2000: 99-104

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.