"A Low Power 2-D DCT Chip Design Using Direct 2-D Algorithm."

Liang-Gee Chen et al. (1998)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.1998.669434

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenJCLK98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenJCLK98
Liang-Gee Chen, Juing-Ying Jiu, Hao-Chieh Chang, Yung-Pin Lee, Chung-Wei Ku:
A Low Power 2-D DCT Chip Design Using Direct 2-D Algorithm. ASP-DAC 1998: 145-150

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.