"A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More ..."

Shumin Zhang et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ASICON47005.2019.8983593

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/ZhangCYR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/ZhangCYR19
Shumin Zhang, Yuefeng Cao, Fan Ye, Junyan Ren:
A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More Than a Half of Sampling Period. ASICON 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.