"Using GIDL mechanism for low-power consumption and data retention time ..."

Wei-Han Lee et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASICON.2015.7517161

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/LeeLWLLLC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/LeeLWLLLC15
Wei-Han Lee, Jyi-Tsong Lin, Yu-Chun Wang, Po-Hsieh Lin, Chien-Chia Lai, Yong-Huang Lin, Tin-Chun Chang:
Using GIDL mechanism for low-power consumption and data retention time improvement in a double-gate nanowire TFT 1T-DRAM with Fin-Gate and Pillar-Body structure. ASICON 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.