"High-parallel LDPC decoder with power gating design."

Ying Cui et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ASICON.2011.6157112

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/CuiPJLKG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/CuiPJLKG11
Ying Cui, Xiao Peng, Yu Jin, Peilin Liu, Shinji Kimura, Satoshi Goto:
High-parallel LDPC decoder with power gating design. ASICON 2011: 21-24

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.