"Optimizing Matrix Multiplication on Intel® Xeon Phi TH x200 Architecture."

Murat Efe Guney et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ARITH.2017.19

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/arith/GuneyGCKHMS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arith/GuneyGCKHMS17
Murat Efe Guney, Kazushige Goto, Timothy B. Costa, Sarah Knepper, Louise Huot, Arthur Mitrano, Shane Story:
Optimizing Matrix Multiplication on Intel® Xeon Phi TH x200 Architecture. ARITH 2017: 144-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.