


default search action
"An efficient VLSI architecture of parallel bit plane encoder based on ..."
Yi Lu, Jie Lei, Yunsong Li (2012)
- Yi Lu, Jie Lei, Yunsong Li:

An efficient VLSI architecture of parallel bit plane encoder based on CCSDS IDC. APSIPA 2012: 1-4

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












