"A novel glitch reduction circuitry for binary-weighted DAC."

Fang-Ting Chou et al. (2014)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2014.7032764

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/ChouCCH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ChouCCH14
Fang-Ting Chou, Chia-Min Chen, Zong-Yi Chen, Chung-Chih Hung:
A novel glitch reduction circuitry for binary-weighted DAC. APCCAS 2014: 240-243

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.