"A 32-Gb/s 3.53-mW/Gb/s Adaptive Receiver AFE Employing a Hybrid CTLE, ..."

Arya Balachandran, Yong Chen, Chirn Chye Boon (2019)

> Home

Details and statistics

DOI: 10.1109/APCCAS47518.2019.8953146

access: closed

type: Conference or Workshop Paper

metadata version: 2026-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/Balachandran0B19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/Balachandran0B19
Arya Balachandran, Yong Chen, Chirn Chye Boon:
A 32-Gb/s 3.53-mW/Gb/s Adaptive Receiver AFE Employing a Hybrid CTLE, Edge-DFE and Merged Data-DFE/CDR in 65-nm CMOS. APCCAS 2019: 221-224

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.