"Application of a redefinable symbolic simulation technique in VLSI ..."

Mokhtar Hirech et al. (1994)

> Home

Details and statistics

DOI: 10.1109/SIMSYM.1994.283090

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/anss/HirechFGR94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/anss/HirechFGR94
Mokhtar Hirech, Olivier Florent, Alain Greiner, El Housseine Rejouan:
Application of a redefinable symbolic simulation technique in VLSI testability design rules checking. Annual Simulation Symposium 1994: 255-261

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.