"High Speed Multi-channel Data Cache Design Based on DDR3 SDRAM."

Xiaofeng Yang, Ancheng Liu, Jinjin Wang (2022)

> Home

Details and statistics

DOI: 10.1145/3573942.3573972

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aipr2/YangLW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aipr2/YangLW22
Xiaofeng Yang, Ancheng Liu, Jinjin Wang:
High Speed Multi-channel Data Cache Design Based on DDR3 SDRAM. AIPR 2022: 193-196

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.