"A 2D Guard Zone Computation Algorithm for Reassignment of Subcircuits to ..."

Ranjan Mehera et al. (2014)

> Home

Details and statistics

DOI: 10.1007/978-81-322-1988-0_11

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/acss/MeheraCDP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acss/MeheraCDP14
Ranjan Mehera, Arpan Chakrabarty, Piyali Datta, Rajat Kumar Pal:
A 2D Guard Zone Computation Algorithm for Reassignment of Subcircuits to Minimize the Overall Chip Area. ACSS (2) 2014: 183-209

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.