"Method and Validation for VHDL Case Statement Optimization."

Volodymyr Beletskyy, Krzysztof Kraska (2001)

> Home

Details and statistics

DOI: 10.1007/978-1-4419-8530-9_37

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/acs2/BeletskyyK01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acs2/BeletskyyK01
Volodymyr Beletskyy, Krzysztof Kraska:
Method and Validation for VHDL Case Statement Optimization. ACS 2001: 461-479

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.