"Many-thread aware instruction-level parallelism: architecting shader cores ..."

Ping Xiang et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2370816.2370890

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-11

- view
  authority control:
- export record
  dblp key:
  - conf/IEEEpact/XiangYMRZ12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEpact/XiangYMRZ12
Ping Xiang, Yi Yang, Mike Mantor, Norm Rubin, Huiyang Zhou:
Many-thread aware instruction-level parallelism: architecting shader cores for GPU computing. PACT 2012: 449-450

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.