"Exploring Memory Tiering Systems in the CXL Era via FPGA-based Emulation ..."

Yiqi Chen et al. (2025)

> Home

Details and statistics

DOI: 10.1109/PACT65351.2025.00018

access: closed

type: Conference or Workshop Paper

metadata version: 2026-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/IEEEpact/ChenDZWZS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEpact/ChenDZWZS25
Yiqi Chen, Xiping Dong, Zhe Zhou, Zhao Wang, Jie Zhang, Guangyu Sun:
Exploring Memory Tiering Systems in the CXL Era via FPGA-based Emulation and Device-Side Management. PACT 2025: 71-83

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.