"Modeling and Performance Analysis of Network on Chip Based on Improved ..."

Xianglong Ren et al. (2012)

> Home

Details and statistics

DOI: 10.1109/CIT.2012.146

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/IEEEcit/RenGFAY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEcit/RenGFAY12
Xianglong Ren, Deyuan Gao, Xiaoya Fan, Jianfeng An, Tao Yao:
Modeling and Performance Analysis of Network on Chip Based on Improved Asymmetric Multi-channel Router. CIT 2012: 700-705

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.