"FPGA-based Acceleration of Deep Neural Networks Using High Level Method."

Lei Liu et al. (2015)

> Home

Details and statistics

DOI: 10.1109/3PGCIC.2015.103

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/3pgcic/LiuLDL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/3pgcic/LiuLDL15
Lei Liu, Jianlu Luo, Xiaoyan Deng, Sikun Li:
FPGA-based Acceleration of Deep Neural Networks Using High Level Method. 3PGCIC 2015: 824-827

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.