Wed, 01 Jan 1975 00:00:00 +0100

On the problem of fast random and sequential data access in shift register memories. Computer Architecture 1975: 351-364