default search action

combined dblp search
author search
venue search
publication search

ask others

Tenghao Zou

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2026
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/XuZY26
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/XuZY26
Hao Xu, Tenghao Zou, Na Yan:
A 17-39GHz Transformer-Based Noise-Cancelling LNA with 2.7-4.3dB Noise Figure in 28nm CMOS. ISCAS 2026: 2619-2623
2025
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/BiXZZTHGJLZY25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BiXZZTHGJLZY25
Junyan Bi, Hao Xu, Tenghao Zou, Yaxin Zeng, Yechen Tian, Weitao He, Junjie Gu, Ziyang Jiao, Shubin Liu, Zhangming Zhu, Na Yan:
A 5-18-GHz Reconfigurable Quadrature Receiver With Enhanced I-Q Isolation and 100-500-MHz Baseband Bandwidth. IEEE J. Solid State Circuits 60(8): 2765-2781 (2025)
2024
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/XuBZHZGJLZY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/XuBZHZGJLZY24
Hao Xu, Junyan Bi, Tenghao Zou, Weitao He, Yaxin Zeng, Junjie Gu, Ziyang Jiao, Shubin Liu, Zhangming Zhu, Na Yan:
5.1 A 5-to-16GHz Reconfigurable Quadrature Receiver with 50% Duty-Cycle LO and IQ-Leakage Suppression. ISSCC 2024: 88-90
2023
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/WangS0JMZ0MY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangS0JMZ0MY23
Yizhuo Wang, Jiahe Shi, Hao Xu, Shujiang Ji, Yiyun Mao, Tenghao Zou, Jun Tao, Hao Min, Na Yan:
Analysis and Design of a Dual-Mode VCO With Inherent Mode Compensation Enabling a 7.9-14.3-GHz 85-fs-rms Jitter PLL. IEEE J. Solid State Circuits 58(8): 2252-2266 (2023)
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/ZouXWLHTZY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/ZouXWLHTZY23
Tenghao Zou, Hao Xu, Yizhuo Wang, Weitian Liu, Tingting Han, Mi Tian, Weiqiang Zhu, Na Yan:
A 6-12 GHz Wideband Low-Noise Amplifier With 0.8-1.5 dB NF and ±0.75 dB Ripple Enabled by the Capacitor Assisting Triple-Winding Transformer. IEEE Trans. Circuits Syst. I Regul. Pap. 70(7): 2802-2813 (2023)
2022
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/icta3/XueZ0HTZLY22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icta3/XueZ0HTZLY22
Jialong Xue, Tenghao Zou, Hao Xu, Tingting Han, Mi Tian, Weiqiang Zhu, Zhijian Li, Na Yan:
A 6-18GHz Low-Noise Amplifier Using Noise Canceling Technique in 130-nm CMOS PD-SOI. ICTA 2022: 46-47
2021
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/asscc/WangZCJZY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/WangZCJZY21
Yizhuo Wang, Tenghao Zou, Bowen Chen, Shujiang Ji, Chao Zhang, Na Yan:
A 7.9-14.3GHz -243.3dB FoMT Sub-Sampling PLL with Transformer-Based Dual-Mode VCO in 40nm CMOS. A-SSCC 2021: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.

last updated on 2026-06-26 02:09 CEST by the dblp team

all metadata released as open data under CC0 1.0 license

see also: Terms of Use | Privacy Policy | Imprint

dblp was originally created in 1993 at:

since 2018, dblp has been operated, funded, and maintained by:

Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.