default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroelectronics Journal, Volume 92
Volume 92, October 2019
- Bing Yang, Dongbo Li, Haiying Yang, Yongle Hu, Ping Yang:
Vibrational fatigue and reliability of package-on-package stacked chip assembly. - Jiangkun Duan, Maliang Liu, Zhangming Zhu, Yintang Yang:
A 15ps resolution time-to-digital converter with on-chip PLL counting for LiDAR multi-object sensors. - Hong-Jin Yang, Tao Jin, Quanyuan Feng:
Design novel structure of high-voltage MOSFET with double trench gates. - Priyamvada Sharma, Poorvi Jain, Bishnu Prasad Das:
An optimal device sizing for a performance-driven and area-efficient subthreshold cell library for IoT applications. - Alfian Abdi, Hyouk-Kyu Cha:
A regulated multiple-output high-voltage charge pump IC for implantable neural stimulators. - Puja Ghosh, Rupam Goswami
, Brinda Bhowmick:
Optimization of ferroelectric tunnel junction TFET in presence of temperature and its RF analysis.
- Chan-Soo Lee, Sung-Soo Kim, Jun-Ho Yu:
Load and frequency dependent CMOS dual-mode DC-DC converter. - Prachi Sanvale, Neha Gupta, Vaibhav Neema, Ambika Prasad Shah, Santosh Kumar Vishvakarma:
An improved read-assist energy efficient single ended P-P-N based 10T SRAM cell for wireless sensor network.
- K. V. Ramana Reddy, K. Ravi, C. Shilaja:
Squirrel cage induction generator to 140 bus weak distribution power grid connection using i-UPQC for voltage fluctuations. - K. Hari Kishore, V. Senthil Rajan, R. Sanjay, B. Venkataramani:
Reconfigurable low voltage low power dual-band self-cascode current-reuse quasi-differential LNA for 5G. - Hossein Ghasemian, Razieh Ghasemi, Ebrahim Abiri, Mohammad Reza Salehi:
A novel high-speed low-power dynamic comparator with complementary differential input in 65 nm CMOS technology. - J. Ajayan, D. Nirmal, P. Mohankumar, Dheena Kuriyan, A. S. Augustine Fletcher, L. Arivazhagan, B. Santhosh Kumar:
GaAs metamorphic high electron mobility transistors for future deep space-biomedical-millitary and communication system applications: A review. - Qi An, Sébastien Le Beux, Ian O'Connor, Jacques-Olivier Klein:
A comprehensive compact model for the design of all-spin-logic based circuits. - Rodrigo Alves De Lima Moreto, Carlos Eduardo Thomaz, Salvador Pinillos Gimenez:
A customized genetic algorithm with in-loop robustness analyses to boost the optimization process of analog CMOS ICs. - Yao Li, Mao Ye, Xiaoxiao Zheng, Gongyuan Zhao, Yiqiang Zhao:
A switched capacitor amplifier-based readout IC for diode-based infrared sensor. - Gianluca Giustolisi, Gaetano Palumbo, Salvatore Pennisi:
Class-AB CMOS output stages suitable for low-voltage amplifiers in nanometer technologies. - Mahdieh Nayeri, Peiman Keshavarzian, Maryam Nayeri:
Approach for MVL design based on armchair graphene nanoribbon field effect transistor and arithmetic circuits design. - Mohammad Tohidi, Jens Kargaard Madsen, Farshad Moradi:
A low-power, low-noise, high-accurate epileptic-seizure detection system for wearable applications. - Bhuvana B. P., V. S. Kanchana Bhaaskaran:
Design of FinFET-based Energy Efficient Pass-Transistor Adiabatic Logic for ultra-low power applications. - Sajid Khan, Ambika Prasad Shah, Neha Gupta, Shailesh Singh Chouhan, Jai Gopal Pandey, Santosh Kumar Vishvakarma:
An ultra-low power, reconfigurable, aging resilient RO PUF for IoT applications. - Paulo M. Pinto, Luis Henrique de Carvalho Ferreira, Gustavo Della Colletta, Rodrigo A. S. Braga:
A 0.25-V fifth-order Butterworth low-pass filter based on fully differential difference transconductance amplifier architecture. - Aditya S., Sridharan Moorthi:
A wide tunable fast settling 4-bit digitally controlled oscillator for reconfigurable multi-band RF applications.
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-29 00:17 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
