


default search action
SLIP 2022: San Diego, CA, USA
- Mustafa Badaroglu, Shantanu Dutt:

Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding, SLIP 2022, San Diego, California, 3 November 2022. ACM 2022, ISBN 978-1-4503-9536-6 - Raveena Raikar, Dirk Stroobandt:

Multi-Die Heterogeneous FPGAs: How Balanced Should Netlist Partitioning be? 1:1-1:7 - Xiuyan Zhang, Shantanu Dutt:

Limiting Interconnect Heating in Power-Driven Physical Synthesis. 2:1-2:7 - Rongmei Chen, Giuliano Sisto

, Odysseas Zografos, Dragomir Milojevic, Pieter Weckx, Geert Van der Plas, Eric Beyne:
Opportunities of Chip Power Integrity and Performance Improvement through Wafer Backside (BS) Connection: Invited Paper. 3:1-3:5 - A. Philippe, Lorenzo Ciampolini, A. Philippe, M. Gerbaud, Maria Ramirez-Corrales, Valentin Egloff

, Bastien Giraud, Jean-Philippe Noël:
An Automated Design Methodology for Computational SRAM Dedicated to Highly Data-Centric Applications: Invited Paper. 4:1-4:7 - Tianyi Yu, Nima Karimpour Darav, Ismail Bustany, Mehrdad Eslami Dehkordi:

A Machine Learning Approach for Accelerating SimPL-Based Global Placement for FPGA's. 5:1-5:7 - Jaehoon Ahn, Taewhan Kim:

Neural Network Model for Detour Net Prediction. 6:1-6:5 - Hailiang Hu, Jiang Hu, Fan Zhang, Bing Tian, Ismail Bustany:

Machine-Learning Based Delay Prediction for FPGA Technology Mapping. 7:1-7:6

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID














