default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID6th SIES 2011: Vasteras, Sweden
- Industrial Embedded Systems (SIES), 2011 6th IEEE International Symposium on, SIES 2011. Vasteras, Sweden, June 15-17, 2011. IEEE 2011, ISBN 978-1-61284-818-1
Design Methodologies #1
- Jaume Joven, Per Strict, David Castells-Rufas
, Akash Bagdia, Giovanni De Micheli, Jordi Carrabina:
HW-SW implementation of a decoupled FPU for ARM-based Cortex-M1 SoCs in FPGAs. 1-8 - Scott Cotton, Oded Maler, Julien Legriel, Selma Saidi:
Multi-criteria optimization for mapping programs to multi-processors. 9-17 - Moritz Neukirchner, Steffen Stein, Harald Schrom, Johannes Schlatow, Rolf Ernst:
Contract-based dynamic task management for mixed-criticality systems. 18-27
Robustness #1
- Nicolas Markey:
Robustness in real-time systems. 28-34
Work-in-Progress (WIP) Session
Real-Time Systems
- Abhilash Thekkilakattil, Radu Dobrin, Sasikumar Punnekkat:
Towards preemption control using CPU frequency scaling in sporadic task systems. 35-38 - Nima Moghaddami Khalilzad, Thomas Nolte, Moris Behnam:
Towards adaptive hierarchical scheduling of overloaded real-time systems. 39-42 - Yue Lu, Thomas Nolte, Iain Bate, Liliana Cucu-Grosjean:
A statistical response-time analysis of complex real-time embedded systems by using timing traces. 43-46 - Jimmie Wiklander, Johan Eriksson, Per Lindgren:
An IDE for component-based design of embedded real-time software. 47-50
Testing and Verification
- Sebastian Siegl, Philipp Caliebe:
Improving model-based verification of embedded systems by analyzing component dependences. 51-54 - Christian Bradatsch, Theo Ungerer, Rafael Zalman, Andre Lajtkep:
Towards runtime testing in automotive embedded systems. 55-58 - Dominik Sojer, Dominik Knoll, Christian Buckl:
Synthesis of diagnostic techniques based on an IEC 61508-aware metamodel. 59-62 - Federico Ciccozzi, Antonio Cicchetti, Mikael Krekola, Mikael Sjödin:
Generation of correct-by-construction code from design models for embedded systems. 63-66
System Design
- Tanin Afacan:
State Design Pattern Implementation of a DSP processor: A case study of TMS5416C. 67-70 - Paolo Ferrari, Alessandra Flammini, Stefano Rinaldi, Gunnar Prytz, Per Christian Juel:
Architecture of an embedded time gateway between PTP and SNTP. 71-74 - Tizar Rizano, Roberto Passerone, David Macii, Luigi Palopoli:
Model-based design of embedded control software for hybrid vehicles. 75-78 - Xiaozhou Meng, Benny Thörnberg, Najeem Lawal:
Portability analysis of an M-JPEG decoder IP from OpenCores. 79-82 - Jan Kasper Martinsen, Håkan Grahn:
Thread-level speculation as an optimization technique in Web Applications - Initial results. 83-86 - Mehrdad Saadatmand, Antonio Cicchetti, Mikael Sjödin:
A methodology for designing energy-aware secure embedded systems. 87-90
Multicore Systems
- Mike Gerdes, Julian Wolf, Irakli Guliashvili, Theo Ungerer, Michael Houston, Guillem Bernat, Stefan Schnitzler, Hans Regler:
Large drilling machine control code - Parallelisation and WCET speedup. 91-94 - Yi-Li Lin, Wei-Tso Chen, Alvin W. Y. Su, Da-Wei Chang, Chung-Ho Chen:
A low cost, low power, high scalability and dependability processor-cluster platform. 95-98 - Moris Behnam, Farhang Nemati, Thomas Nolte, Håkan Grahn:
Towards an efficient approach for resource sharing in real-time multiprocessor systems. 99-102 - Navid Khoshavi, Hamid R. Zarandi, Mohammad Maghsoudloo:
Control-flow error detection using combining basic and program-level checking in commodity multi-core architectures. 103-106
Communications
- Farahnaz Yekeh, Mostafa Pordel, Luís Almeida, Moris Behnam, Paulo Portugal:
Exploring alternatives to scale FTT-SE to large networks. 107-110 - Miguel Sepulcre, Jose Antonio Palazon, Javier Gozálvez, Jaime Orozco:
Wireless connectivity for mobile sensing applications in industrial environments. 111-114
Networks, Design and Control
- Emanuele Toscano, Lucia Lo Bello:
A middleware for reliable soft real-time communication over IEEE 802.11 WLANs. 115-122 - Yan Wang, Verónica Gaspes:
A compositional implementation of Modbus in Protege. 123-131 - Davide Quaglia, Riccardo Muradore, Paolo Fiorini:
Plant control over QoS-enabled packet networks. 132-139
Automotive
- Haibo Zeng, Marco Di Natale:
Mechanisms for guaranteeing data consistency and flow preservation in AUTOSAR software on multi-core platforms. 140-149 - Andreas Kern, Hongyan Zhang, Thilo Streichert, Jürgen Teich:
Testing switched Ethernet networks in automotive embedded systems. 150-155 - Matthias Büker, Werner Damm, Günter Ehmen, Alexander Metzner, Ingo Stierand, Eike Thaden:
Automating the design flow for distributed embedded automotive applications: Keeping your time promises, and optimizing costs, too. 156-165 - Daniel Sundmark, Kai Petersen, Stig Larsson:
An exploratory case study of testing in an automotive electrical system release process. 166-175
Robustness #2
- Roderick Bloem, Krishnendu Chatterjee, Karin Greimel, Thomas A. Henzinger, Barbara Jobstmann:
Specification-centered robustness. 176-185 - Rafael Wisniewski:
Robustness in dynamical and control systems. 186-193 - Pierluigi Nuzzo, Alberto L. Sangiovanni-Vincentelli:
Robustness in analog systems: Design techniques, methodologies and tools. 194-203
Timing Analysis #1
- Sven Bünte, Michael Zolda, Raimund Kirner:
Let's get less optimistic in measurement-based timing analysis. 204-212 - Sitsofe Wheeler, Iain Bate, Mark Bartlett:
Video subset selection for measurement based Worst Case Execution Time analysis. 213-222
Design Methodologies #2
- Jean-Luc Béchennec, Mikaël Briday, Valere Alibert:
Extending Harmless architecture description language for embedded real-time systems validation. 223-231 - David Szczesny, Shadi Traboulsi, Felix Bruns, Sebastian Hessel, Attila Bilgic:
Exploration of energy efficient acceleration concepts for the ROHCv2 in LTE handsets. 232-237 - Seyed-Hosein Attarzadeh-Niaki, Ingo Sander:
Co-simulation of embedded systems in a heterogeneous MoC-based modeling framework. 238-247
Scheduling
- Yi Zhang, Nan Guan, Yanbin Xiao, Wang Yi:
Implementation and empirical comparison of partitioning-based multi-core scheduling. 248-255 - Paulo G. Sousa, Björn Andersson, Eduardo Tovar:
Implementing slot-based task-splitting multiprocessor scheduling. 256-265 - Alejandro Masrur, Dip Goswami, Reinhard Schneider, Harald Voit, Anuradha Annaswamy, Samarjit Chakraborty:
Schedulability analysis of distributed cyber-physical applications on mixed time-/event-triggered bus architectures with retransmissions. 266-273 - Ugur Keskin, Martijn M. H. P. van den Heuvel, Reinder J. Bril, Johan J. Lukkien, Moris Behnam, Thomas Nolte:
An engineering approach to synchronization based on overrun for compositional real-time systems. 274-283
Timing Analysis #2
- Yue Lu, Thomas Nolte, Iain Bate, Johan Kraft, Christer Norström:
Assessment of trace-differences in timing analysis for Complex Real-Time Embedded Systems. 284-293 - Muhammad Adnan, Jean-Luc Scharbarg, Christian Fraboul:
Minimizing the search space for computing exact worst-case delays of AFDX periodic flows. 294-301
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-28 01:14 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
