default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID6th RSP 1995: Chapel Hill, North Carolina, USA
- Sixth IEEE International Workshop on Rapid System Prototyping (RSP '95), Chapel Hill, North Carolina, USA, June 7-9, 1995. IEEE Computer Society 1995, ISBN 0-8186-7100-9
Session 1: Keynote Presentation
- V. Pevtschin:
The Open Microprocessor Systems Initiative: a strategy towards integrated system design. 2-11
Session 2: Trade-Off Between Hardware and Software Implementations
- Asawaree Kalavade, Edward A. Lee:
The extended partitioning problem: hardware/software mapping and implementation-bin selection. 12-18 - Peter F. A. Middelhoek:
Arbitrary hardware software trade-offs. 19-25 - L. P. M. Benders:
Analysis of real-time embedded systems for co-design. 26-32 - Frédéric Rousseau, Judith Benzakki, J. M. Bergé, Michel Israël:
Adaptation of force-directed scheduling algorithm for hardware/software partitioning. 33-39
Session 3: Prototyping Environments with Target Platform Consisting of Processors and FPGAs
- Marleen Adé, Rudy Lauwereins, J. A. Peperstraete:
Hardware-software codesign with GRAPE. 40-47 - Hans-Jürgen Herpel, Manfred Glesner, Horst Eggert, Wolfgang Süß, Martina Gorges-Schleuter, Wilfried Jakob:
Rapid prototyping in microsystems development. 48-53 - Thomas Benner, Rolf Ernst, Ingo Könenkamp, P. Schüler, H.-C. Schaub:
A prototyping system for verification and evaluation in hardware-software cosynthesis. 54-61
Session 4: Industrial Applications I
- Mohamed Romdhani, Alain Jeffroy, Pierre de Chazelles, Abd-El-Kader Sahraoui, Ahmed Amine Jerraya:
Modeling and rapid prototyping of avionics using STATEMATE. 62-67 - David Herold, Paul D. Fiore, Eric Will, Geoffrey Edelson:
The application of rapid prototyping to underwater acoustic modem research and development. 68-74 - Stefan Fink, Eduardo Sanchez:
Development and prototyping system far an 8-bit multitask micropower processor. 75-78 - Eric A. Rundquist Jr.:
Virtual prototyping of a synthetic aperture radar processor and RASSP benchmark 1. 79-87
Session 5: Industrial Applications II
- Stefaan Note, Piet van Lierop, Johan Van Ginderdeuren:
Rapid prototyping of DSP systems: requirements and solutions. 88-96 - Ivan C. Kraljic, Georges Quénot, Bertrand Y. Zavidovique:
A methodology for rapid prototyping of real-time image processing VLSI systems. 97-103 - O. Rasmont, J. Koulischer, Jan Schaumont, R. Crappe:
Testing and optimizing a scale reduction algorithm for a multi-screen video wall application on the META-100 ASIC emulator. 104-109 - Chak-Wai Chau, Sam Kwong
, Kim-Fung Man, Wolfgang A. Halang, Alexander D. Stoyen:
Development of a real-time motion image encoder using codesign methodology. 110-117
Session 6: Prototyping of Software I
- Ajin Jirachiefpattana, Richard Lai:
A rapid protocol prototyping development system. 118-124 - James L. Sidoran, Carla L. Burns, S. Maethner, D. Spencer, H. Bond:
A case study on rapid systems prototyping and its impact on system evolution. 125-130 - Fabrice Kordon, William El Kaim:
H-COSTAM: a hierarchical communicating state-machine model for generic prototyping. 131-139
Session 7: Prototyping of Software II
- Theodore Antonakopoulos, K. Agavanakis, Vassilios Makios:
CASE tools evaluation: an automatic process based on fuzzy sets theory. 140-146 - R. M. Kimmond:
Survey into the acceptance of prototyping in software development. 147-153
Session 8: VHDL Simulation
- Sidharta Mohanty, Philip A. Wilsey:
Rapid system prototyping, system modeling, and analysis in a hardware-software codesign environment. 154-160 - Serafín Olcoz, Luis Entrena, Luis Berrojo:
VHDL virtual prototyping. 161-167 - J. D. Sterling Babcock, Apostolos Dollas:
A case study of system synthesis with non-synthesizable components using extended VHDL. 168-173 - Kevin A. Kwiat, Warren H. Debany Jr., Salim Hariri:
Modeling a versatile FPGA for prototyping adaptive systems. 174-181
Session 9: Prototyping Environments with Target IPlatform Consisting of Processors
- Matthew Grund, Mark Johnson:
The AMS Operating System: a prototyping environment for real-time signal processing algorithm development. 182-186 - Mohammad S. Khan, Earl E. Swartzlander Jr.:
Rapid prototyping fault-tolerant heterogeneous digital signal processing systems. 187-193 - Shuvra S. Bhattacharyya, Praveen K. Murthy, Edward A. Lee:
Converting graphical DSP programs into memory constrained software prototypes. 194-200 - Gurmeet Singh Manku, Anshul Kumar, Shashi Kumar:
Circuit partitioning with partial order for mixed simulation emulation environment. 201-209
Session 10: Prototyping Environments with Target Platform Consisting of FPGAs
- Wolfgang Rosenstiel:
System Validation by Source Level Emulation of Behavioral VHDL Specifications. 210-216 - Anders Hedberg, Hans Jacobson, Mats Einarsson, Glenn Jennings:
Imposing a unified design methodology on independent rapid prototyping tools. 217-222 - Huy Nam Nguyen, Yvon Gressus, Michel D'Hoe:
Application of synthesis to support hardware emulation. 223-225 - Eduardo do Valle Simões, Dante Augusto Couto Barone:
A 145 MHz user-programmable gate array. 226-232
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-05-17 00:01 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
