default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDRC 2015: Grenoble, France
- Jean Krivine, Jean-Bernard Stefani:
Reversible Computation - 7th International Conference, RC 2015, Grenoble, France, July 16-17, 2015, Proceedings. Lecture Notes in Computer Science 9138, Springer 2015, ISBN 978-3-319-20859-6
Invited Paper
- Vincent Danos, Tobias Heindel, Ricardo Honorato-Zimmer
, Sandro Stucki:
Moment Semantics for Reversible Rule-Based Systems. 3-26
Reversible Machines
- Holger Bock Axelsen, Sebastian Jakobi, Martin Kutrib, Andreas Malcher:
A Hierarchy of Fast Reversible Turing Machines. 29-44 - Tommi Pesu, Iain Phillips:
Real-Time Methods in Reversible Computation. 45-59 - Friedrich Otto, Matthias Wendlandt, Kent Kwee:
Reversible Ordered Restarting Automata. 60-75
Reversible Languages
- Torben Ægidius Mogensen:
Garbage Collection for Reversible Functional Languages. 79-94 - Markus Schordan, David R. Jefferson, Peter D. Barnes Jr., Tomas Oppelstrup, Daniel J. Quinlan:
Reverse Code Generation for Parallel Discrete Event Simulation. 95-110 - Ulrik Pagh Schultz, Johan Sund Laursen, Lars-Peter Ellekilde, Holger Bock Axelsen:
Towards a Domain-Specific Language for Reversible Assembly Sequences. 111-126
Design and Verification of Quantum Circuits
- Nidhal Hamrit, Simon Perdrix:
Reversibility in Extended Measurement-Based Quantum Computation. 129-138 - Alexandru Paler, Ilia Polian, Kae Nemoto, Simon J. Devitt:
A Fully Fault-Tolerant Representation of Quantum Circuits. 139-154 - Simon J. Gay, Ittoop Vergheese Puthoor:
Equational Reasoning About Quantum Protocols. 155-170
Design of Reversible Circuits
- Ismo K. Hänninen, César O. Campos-Aguillón, Rene Celis-Cordova, Gregory L. Snider:
Design and Fabrication of a Microprocessor Using Adiabatic CMOS and Bennett Clocking. 173-185 - Yuma Inoue, Shin-ichi Minato:
Improved Algorithms for Debugging Problems on Erroneous Reversible Circuits. 186-199 - Michael Kirkedal Thomsen, Robin Kaarsgaard, Mathias Soeken:
Ricercar: A Language for Describing and Rewriting Reversible Circuits with Ancillae and Its Permutation Semantics. 200-215
Circuit Synthesis
- Nabila Abdessaied, Mathias Soeken, Rolf Drechsler:
Technology Mapping for Single Target Gate Based Circuits Using Boolean Functional Decomposition. 219-232 - Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Towards Line-Aware Realizations of Expressions for HDL-Based Synthesis of Reversible Circuits. 233-247 - Philipp Niemann, Saikat Basu, Amlan Chakrabarti, Niraj K. Jha, Robert Wille:
Synthesis of Quantum Circuits for Dedicated Physical Machine Descriptions. 248-264
Short Papers
- Samer Houri, Gérard Billiot, Marc Belleville, Alexandre Valentian, Hervé Fanet:
Power-Clock Generator Impact on the Performance of NEM-Based Quasi-Adiabatic Logic Circuits. 267-272 - Abhoy Kole, Kamalika Datta, Indranil Sengupta, Robert Wille:
Towards a Cost Metric for Nearest Neighbor Constraints in Reversible Circuits. 273-278 - Stefan Kuhn, Irek Ulidowski:
Towards Modelling of Local Reversibility. 279-284 - Mariusz Rawski:
Application of Functional Decomposition in Synthesis of Reversible Circuits. 285-290
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-06-15 01:03 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
