default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDNoCArc@MICRO 2009: New York, NY, USA
- Maurizio Palesi, Shashi Kumar:
Second International Workshop on Network on Chip Architectures, NoCArc 2009, In conjunction with the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42), December 12, 2009, New York, NY, USA. ACM 2009, ISBN 978-1-60558-774-5
Keynote talk
- Radu Marculescu:
Toward a science for future NoC design. 1
Router architectures & routing algorithms
- John Kim
, Hanjoon Kim:
Router microarchitecture and scalability of ring topology in on-chip networks. 5-10 - Ka-Ming Keung, Akhilesh Tyagi:
Breaking adaptive multicast deadlock by virtual channel address/data FIFO decoupling. 11-16 - Debora Matos, Caroline Concatto, Anelise Kologeski, Luigi Carro, Fernanda Lima Kastensmidt, Altamiro Amadeu Susin, Márcio Eduardo Kreutz:
Adaptive router architecture based on traffic behavior observability. 17-22 - Myong Hyon Cho, Mieszko Lis, Keun Sup Shim, Michel A. Kinsy, Srinivas Devadas:
Path-based, randomized, oblivious, minimal routing. 23-28
Design methodologies & mapping
- Daniele Ludovici, Alessandro Strano, Davide Bertozzi:
Architecture design principles for the integration of synchronization interfaces into Network-on-Chip switches. 31-36 - A. Dutta Choudhury, Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria:
Yield enhancement by robust application-specific mapping on Network-on-Chips. 37-42 - Isask'har Walter, Israel Cidon, Avinoam Kolodny, Daniel Sigalov:
The era of many-modules SoC: revisiting the NoC mapping problem. 43-48
Low power techniques & performance evaluation
- Jesús Camacho Villanueva, José Flich, José Duato, Hans Eberle, Nils Gura, Wladek Olesinski:
A performance evaluation of 2D-mesh, ring, and crossbar interconnects for chip multi-processors. 51-56 - Kyle C. Hale, Boris Grot, Stephen W. Keckler:
Segment gating for static energy reduction in Networks-on-Chip. 57-62 - Liang Guang, Ethiopia Nigussie, Hannu Tenhunen:
System-level exploration of run-time clusterization for energy-efficient on-chip communication. 63-68
Emerging technologies & novel ideas
- Partha Pratim Pande, Amlan Ganguly, Kevin Chang, Christof Teuscher:
Hybrid wireless Network on Chip: a new paradigm in multi-core design. 71-76 - Kelli Ireland, Joseph Jezak, Steven P. Levitan, Donald M. Chiarulli:
Scalable arbitration of partitioned bus interconnection networks in 3D-IC systems. 77-82 - Christof Teuscher, Neha Parashar, Mrugesh Mote, Nolan Hergert, Jonathan Aherne:
Wire cost and communication analysis of self-assembled interconnect models for Networks-on-Chip. 83-88
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-05-14 00:40 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
