


default search action
MEDEA@PACT 2006: Seattle, WA, USA
- Proceedings of the 2006 workshop on MEmory performance - DEaling with Applications, systems and architectures, MEDEA '06, Seattle, Washington, USA, September 16-20, 2006. ACM 2006

- K. Patrick Lorton, David S. Wise:

Analyzing block locality in Morton-order and Morton-hybrid matrices. 5-12 - Kaveh Jokar Deris, Amirali Baniasadi:

Investigating cache energy and latency break-even points in high performance processors. 13-20 - Jun Yan, Wei Zhang:

Evaluating instruction cache vulnerability to transient errors. 21-28 - Tanausú Ramírez, Alex Pajuelo

, Oliverio J. Santana
, Mateo Valero
:
A simple speculative load control mechanism for energy saving. 29-36 - Luis M. Ramos, José Luis Briz

, Pablo E. Ibáñez
, Víctor Viñals:
Data prefetching in a cache hierarchy with high bandwidth and capacity. 37-44 - Haakon Dybdahl, Per Stenström, Lasse Natvig:

An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches. 45-52

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID














