default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID45th ISMVL 2015: Waterloo, ON, Canada
- 2015 IEEE International Symposium on Multiple-Valued Logic, Waterloo, ON, Canada, May 18-20, 2015. IEEE Computer Society 2015, ISBN 978-1-4799-1777-8
Keynote Address I
- Matthew Valeriote
:
Algebras and Algorithms. 1
Reversible Logic I
- Anupam Chattopadhyay, Alessandro Littarru, Luca Gaetano Amarù, Pierre-Emmanuel Gaillardon, Giovanni De Micheli:
Reversible Logic Synthesis via Biconditional Binary Decision Diagrams. 2-7 - Asif Nashiry, Gite Gaurav Bhaskar, Jacqueline E. Rice:
Online Testing for Three Fault Models in Reversible Circuits. 8-13 - Arighna Deb, Robert Wille, Rolf Drechsler, Debesh K. Das:
An Efficient Reduction of Common Control Lines for Reversible Circuit Optimization. 14-19
Algebra I
- Michiro Kondo:
Quotient Structures of Non-Commutative Residuated Lattices. 20-23 - Thomas Macaulay Ferguson:
Cut-Down Operations on Bilattices. 24-29 - Miquel Bofill, Felip Manyà, Amanda Vidal, Mateu Villaret:
Finding Hard Instances of Satisfiability in Lukasiewicz Logics. 30-35
Quantum Computing
- Nusrat Jahan Lisa, Hafiz Md. Hasan Babu:
Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing. 36-41 - Arman Allahyari-Abhari, Robert Wille, Rolf Drechsler:
An Examination of the NCV-|u1 > Quantum Library Based on Minimal Circuits. 42-47
Circuits over Galois Fields
- Rei Ueno, Naofumi Homma, Yukihiro Sugawara, Takafumi Aoki:
Formal Design of Galois-Field Arithmetic Circuits Based on Polynomial Ring Representation. 48-53 - Yukihiro Sugawara, Rei Ueno, Naofumi Homma, Takafumi Aoki:
System for Automatic Generation of Parallel Multipliers over Galois Fields. 54-59
Reversible Logic II
- Mathias Soeken, Anupam Chattopadhyay:
Fredkin-Enabled Transformation-Based Reversible Logic Synthesis. 60-65 - Mozammel H. A. Khan:
Single-Electron Transistor Based Implementation of NOT, Feynman, and Toffoli Gates. 66-71 - Md. Mazder Rahman, Mathias Soeken, Gerhard W. Dueck:
Dynamic Template Matching with Mixed-Polarity Toffoli Gates. 72-77
Algebra II
- Paolo Baldi, Agata Ciabattoni:
Standard Completeness for Uninorm-Based Logics. 78-83 - Miguel Couceiro, Lucien Haddad, Maurice Pouzet, Karsten Schölzel:
Hereditarily Rigid Relations: Dedicated to Professor I.G. Rosenberg on the Occasion of His 80-th Birthday. 84-89 - Pietro Codara, Diego Valota:
Valuations in Nilpotent Minimum Logic. 90-95
Keynote Address II
- Mark Howard, Joel Wallman, Victor Veitch, Joseph Emerson:
Contextuality Supplies the Magic for Quantum Computation. 96
Application-Specific Circuits
- Hiroki Nakahara, Tsutomu Sasao, Hiroyuki Nakanishi, Kazumasa Iwai:
An RNS FFT Circuit Using LUT Cascades Based on a Modulo EVMDD. 97-102 - Uichi Ishida, Yusuke Yamazaki, Takao Waho:
Non-Binary Analog-to-Digital Converter Based on Amoeba-Inspired Neural Network. 103-108 - Daisaku Katagiri, Naoya Onizawa, Takahiro Hanyu:
Early-Stage Operation-Skipping Scheme for Low-Power Stochastic Image Processors. 109-114
Data Mining
- Clemen Deng, Marek A. Perkowski:
A Novel Weighted Hierarchical Adaptive Voting Ensemble Machine Learning Method for Breast Cancer Detection. 115-120 - Talal Bonny, Bassel Soudan:
Computation Time Reduction to Speed-up the Database Searching Process. 121-126 - Ryuichi Murakami, Noriaki Muranaka:
Grading Evaluation Method in Character Drawing Study Support System. 127-131
Keynote Address III
- Michitaka Kameyama:
Novel VLSI Architectures for Real-World Intelligent Systems. 132
Logic and Stateflow Models
- Claudio Moraga, Milena Stankovic, Radomir S. Stankovic:
Contribution to the Study of Ternary Functions with a Bent Reed-Muller Spectrum. 133-138 - Libor Behounek, Vilém Novák:
Towards Fuzzy Partial Logic. 139-144 - Chikatoshi Yamada, D. Michael Miller:
Using SPIN to Check Nondeterministic Simulink Stateflow Models. 145-151
Memory Circuits
- Takeaki Akutsu, Masanori Natsui, Takahiro Hanyu:
Write-Operation Frequency Reduction for Nonvoratile Logic LSI with a Short Break-Even Time. 152-157 - Aynaz Vatankhahghadim, Ali Sheikholeslami:
A Multi-level Cell for STT-MRAM with Biaxial Magnetic Tunnel Junction. 158-163
Decision Diagrams
- Tsutomu Sasao:
A Reduction Method for the Number of Variables to Represent Index Generation Functions: s-Min Method. 164-169 - Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler, Mitchell A. Thornton, Theodore W. Manikas:
Edge Reduction for EVMDDs to Speed Up Analysis of Multi-state Systems. 170-175 - Shawn Eastwood, Svetlana N. Yanushkevich, Vlad P. Shmerko:
Belief Network Support via Decision Diagrams. 176-181 - Radomir S. Stankovic, D. Michael Miller:
Using QMDD in Numerical Methods for Solving Linear Differential Equations via Walsh Functions. 182-188
Clones
- Victor Lagerkvist, Magnus Wahlström, Bruno Zanuttini:
Bounded Bases of Strong Partial Clones. 189-194 - Miguel Couceiro, Bruno Teheux:
Clones of Pivotally Decomposable Functions. 195-198 - Hajime Machida, Tamás Waldhauser:
Lazy Clones and Essentially Minimal Groupoids. 199-204 - Martin Goldstern, Hajime Machida, Ivo G. Rosenberg:
Some Classes of Centralizing Monoids on a Three-Element Set. 205-210
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-04-29 00:07 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
