


default search action
HASP@ISCA 2017: Toronto, ON, Canada
- Proceedings of the Hardware and Architectural Support for Security and Privacy, HASP@ISCA 2017, Toronto, ON, Canada, June 25, 2017. ACM 2017, ISBN 978-1-4503-5266-6

- Weize Yu, Selçuk Köse

:
A Lightweight AES Implementation Against Bivariate First-Order DPA Attacks. 1:1-1:7 - Arjun Menon, Subadra Murugan

, Chester Rebeiro
, Neel Gala, Kamakoti Veezhinathan:
Shakti-T: A RISC-V Processor with Light Weight Security Extensions. 2:1-2:8 - Tianwei Zhang, Ruby B. Lee:

Host-Based Dos Attacks and Defense in the Cloud. 3:1-3:8 - Ofir Shwartz, Yitzhak Birk

:
SeM: A CPU Architecture Extension for Secure Remote Computing. 4:1-4:8 - Santosh Ghosh, Rafael Misoczki, Li Zhao, Manoj R. Sastry:

Lightweight Block Cipher Circuits for Automotive and IoT Sensor Devices. 5:1-5:7 - Zhenyu Ning, Fengwei Zhang, Weisong Shi, Weidong Shi:

Position Paper: Challenges Towards Securing Hardware-assisted Execution Environments. 6:1-6:8 - Somnath Chakrabarti, Rebekah Leslie-Hurd, Mona Vij, Frank McKeen, Carlos V. Rozas, Dror Caspi, Ilya Alexandrovich, Ittai Anati:

Intel® Software Guard Extensions (Intel® SGX) Architecture for Oversubscription of Secure Memory in a Virtualized Environment. 7:1-7:8 - Orlando Arias, Dean Sullivan, Yier Jin

:
HA2lloc: Hardware-Assisted Secure Allocator. 8:1-8:7

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID














