default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID1st IFMT 2008: Cairo, Egypt
- Ian Watson, Hisham El-Shishiny:
Proceedings of the 1st international forum on Next-generation multicore/manycore technologies, IFMT 2008, Cairo, Egypt, November 24-25, 2008. ACM International Conference Proceeding Series, ACM 2008, ISBN 978-1-60558-407-2
Thread management and thread-level speculation
- Tianzhou Chen, Jiangwei Huang, Lingxiang Xiang, Qingsong Shi:
Dynamic power management framework for multi-core portable embedded system. 1 - Mohamed F. Ahmed, Reda A. Ammar, Sanguthevar Rajasekaran:
SPENK: adding another level of parallelism on the cell broadband engine. 2 - Haitham Akkary, Komal Jothi, Renjith Retnamma, Satyanarayana Nekkalapu, Doug Hall, Shahrokh Shahidzadeh:
On the potential of latency tolerant execution in speculative multithreading. 3 - Murthy Durbhakula:
Sharing-aware OS scheduling algorithms for multi-socket multi-core servers. 4
Performance modelling and analysis
- Hai Jin, Wenzhi Cao, Pingpeng Yuan, Xia Xie:
VSCBenchmark: benchmark for dynamic server performance of virtualization technology. 5 - Peter Bertels, Wim Heirman
, Dirk Stroobandt:
Efficient measurement of data flow enabling communication-aware parallelisation. 6 - Duc Vianney, Gadi Haber, Andre Heilper, Marcel Zalmanovici:
Performance analysis and visualization tools for cell/B.E. multicore environment. 7 - Ahmed El-Mahdy, Hisham El-Shishiny:
An efficient load-balancing algorithm for image processing applications on multicore processors. 8
Memory hierarchy
- John E. Savage, Mohammad Zubair:
A unified model for multicore architectures. 9 - Ali El-Moursy, Ahmed El-Mahdy, Hisham El-Shishiny:
An efficient in-place 3D transpose for multicore processors with software managed memory hierarchy. 10
Hardware design tools
- Rosilde Corvino, Stéphane Mancini, Roberto Guizzetti:
Automatic generation of a parallel tile processing unit for algorithms with non-affine array references. 11 - Amr M. Bayoumi, Yasser Y. Hanafy:
Massive parallelization of SPICE device model evaluation on GPU-based SIMD architectures. 12
Interconnection and network on chip
- Ahmed A. Morgan, Haytham Elmiligi, M. Watheq El-Kharashi, Fayez Gebali:
Application-specific networks-on-chip topology customization using network partitioning. 13 - DiaaEldin Khalil, Yehea I. Ismail:
A global interconnect link design for many-core microprocessors. 14
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-05-27 02:07 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
