default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIESS 2009: Langenargen, Germany
- Achim Rettberg, Mauro Cesar Zanella, Michael Amann, Michael Keckeisen, Franz J. Rammig:
Analysis, Architectures and Modelling of Embedded Systems, Third IFIP TC 10 International Embedded Systems Symposium, IESS 2009, Langenargen, Germany, September 14-16, 2009. Proceedings. IFIP Advances in Information and Communication Technology 310, Springer 2009, ISBN 978-3-642-04283-6
Modelling
- Florian Dittmann, Konstantina N. Geramani, Victor Fäßler
, Sergio Damiani:
State Machine Based Method for Consolidating Vehicle Data. 1-11 - Hector Posadas, Eugenio Villar:
Automatic HW/SW Interface Modeling for Scratch-Pad and Memory Mapped HW Components in Native Source-Code Co-simulation. 12-23 - Thomas Lehmann:
Modelling of Device Driver Software by Reflection of the Device Hardware Structure. 24-31 - Marco A. Wehrmeister, Edison Pignaton de Freitas, Carlos Eduardo Pereira:
An Infrastructure for UML-Based Code Generation Tools. 32-43 - Ines Viskic, Rainer Dömer:
A Configurable TLM of Wireless Sensor Networks for Fast Exploration of System Communication Performance. 44-56 - Weiwei Chen, Rainer Dömer:
ConcurrenC: A New Approach towards Effective Abstraction of C-Based SLDLs. 57-65
Transaction Level Modelling
- Yonghyun Hwang, Gunar Schirner, Samar Abdi:
Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support. 66-76 - Amal Banerjee, Andreas Gerstlauer:
Transaction Level Modeling of Best-Effort Channels for Networked Embedded Devices. 77-88 - Ardavan Pedram, David Craven, Andreas Gerstlauer:
Modeling Cache Effects at the Transaction Level. 89-101
Scheduling and Real-Time Systems
- Karsten Albers, Frank Slomka:
Event Stream Calculus for Schedulability Analysis. 102-114 - Mohammad Reza Miryani, Mahmoud Naghibzadeh:
Real-Time Scheduling in Heterogeneous Systems Considering Cache Reload Time Using Genetic Algorithms. 115-126 - Henrik Lipskoch, Frank Slomka:
Task-Dependent Processor Shutdown for Hard Real-Time Systems. 127-138 - Juan A. Colmenares, K. H. (Kane) Kim, Doo-Hyun Kim:
Experimental Evaluation of a Hybrid Approach for Deriving Service-Time Bounds of Methods in Real-Time Distributed Computing Objects. 139-148
Simulation, Verification and Test
- Rauf Salimi Khaligh, Martin Radetzki:
Efficient Parallel Transaction Level Simulation by Exploiting Temporal Decoupling. 149-158 - Francisco Assis Moreira do Nascimento, Marcio Ferreira da Silva Oliveira, Flávio Rech Wagner:
Formal Verification for Embedded Systems Design Based on MDE. 159-170 - Alexander Krupp, Wolfgang Müller:
Systematic Model-in-the-Loop Test of Embedded Control Systems. 171-184
Platforms and Processors
- Daniel Baldin, Timo Kerstan:
Proteus, a Hybrid Virtualization Platform for Embedded Systems. 185-194 - Yuki Kinebuchi, Takushi Morita, Kazuo Makijima, Midori Sugaya, Tatsuo Nakajima:
Constructing a Multi-OS Platform with Minimal Engineering Cost. 195-206 - Ralf Dreesen, Thorsten Jungeblut, Michael Thies, Mario Porrmann, Uwe Kastens, Ulrich Rückert:
A Synchronization Method for Register Traces of Pipelined Processors. 207-217
Automotive Systems
- Kay Klobedanz, Christoph Kuznik, Ahmed Elfeky, Wolfgang Müller:
Development of Automotive Communication Based Real-Time Systems - A Steer-by-Wire Case Study. 218-225 - Ralph Görgen, Jan-Hendrik Oetjens, Jan B. Freuer, Wolfgang Nebel:
Automatic Transformation of System Models in Automotive Electronics. 226-237 - Yara Khaluf, Achim Rettberg:
Towards a Load Balancing Middleware for Automotive Infotainment Systems. 238-249
Case Studies
- Ina Podolski, Achim Rettberg:
Towards an Irritable Bowel Syndrome Control System Based on Artificial Neural Networks. 250-258 - Hugo Marcondes, Antônio Augusto Fröhlich:
A Hybrid Hardware and Software Component Architecture for Embedded System Design. 259-270 - Raphael Weber, Achim Rettberg:
Low-Level Space Optimization of an AES Implementation for a Bit-Serial Fully Pipelined Architecture. 271-278
Wireless Sensor Networks
- Leonardo Steinfeld, Luigi Carro:
The Case for Interpreted Languages in Sensor Networks. 279-289 - Jeferson L. R. Souza, José Rufino:
Characterization of Inaccessibility in Wireless Networks: A Case Study on IEEE 802.15.4 Standard. 290-301 - Rodrigo Schmidt Allgayer, Marcelo Götz, Carlos Eduardo Pereira:
FemtoNode: Reconfigurable and Customizable Architecture for Wireless Sensor Networks. 302-309
Tutorials
- Rainer Dömer:
Efficient Modeling of Embedded Systems Using Computer-Aided Recoding. 310-311 - Luigi Carro, Carlos Arthur Lang Lisbôa:
New Challenges for Designers of Fault Tolerant Embedded Systems Based on Future Technologies. 312-313
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-05-25 00:12 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
