default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID11th HEART 2021: Virtual Event, Germany
- Christian Plessl, Paul Chow, Marco Platzner:
HEART '21: 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, Virtual Event, Germany, 21-23 June, 2021. ACM 2021, ISBN 978-1-4503-8549-7 - Kosuke Tatsumura
:
Large-scale combinatorial optimization in real-time systems by FPGA-based accelerators for simulated bifurcation. 1:1-1:6 - Martin Schulz, Dieter Kranzlmüller, Laura Brandon Schulz, Carsten Trinitis, Josef Weidendorfer:
On the Inevitability of Integrated HPC Systems and How they will Change HPC System Operations. 2:1-2:6 - James Thomas, Chris Lavin, Alireza Kaviani:
Software-like Compilation for Data Center FPGA Accelerators. 3:1-3:6 - Yuya Nakazato, Motoki Amagasaki, Qian Zhao, Masahiro Iida, Morihiro Kuga:
Automation of Domain-specific FPGA-IP Generation and Test. 4:1-4:6 - Hiroaki Suzuki, Wataru Takahashi, Kazutoshi Wakabayashi, Hideharu Amano:
A programming environment for multi-FPGA systems based on CyberWorkBench: an integrated design tool. 5:1-5:6 - Jieming Xu, Miriam Leeser:
Accelerating Matrix Processing for MIMO Systems. 6:1-6:6 - Akinobu Tomori, Yasunori Osana:
Kyokko: a vendor-independent high-speed serial communication controller. 7:1-7:6 - Artur Podobas, Martin Svedin, Steven Wei Der Chien, Ivy Bo Peng, Naresh Balaji Ravichandran, Pawel Andrzej Herman, Anders Lansner, Stefano Markidis:
StreamBrain: An HPC Framework for Brain-like Neural Networks on CPUs, GPUs and FPGAs. 8:1-8:6 - Martin Svedin, Steven Wei Der Chien, Gibson Chikafa, Niclas Jansson, Artur Podobas:
Benchmarking the Nvidia GPU Lineage: From Early K80 to Modern A100 with Asynchronous Memory Transfers. 9:1-9:6 - Ryohei Kobayashi, Kento Miura, Norihisa Fujita, Taisuke Boku, Toshiyuki Amagasa:
A Sorting Library for FPGA Implementation in OpenCL Programming. 10:1-10:6 - Tim Hansmeier:
Self-aware Operation of Heterogeneous Compute Nodes using the Learning Classifier System XCS. 11:1-11:2 - Lennart Clausing:
ReconOS64: High-Performance Embedded Computing for Industrial Analytics on a Reconfigurable System-on-Chip. 12:1-12:2 - Konstantina Koliogeorgi, Sotirios Xydis, Dimitrios Soudris:
FPGA Acceleration of Short Read Alignment. 13:1-13:2 - Marius Meyer:
Towards Performance Characterization of FPGAs in Context of HPC using OpenCL Benchmarks. 14:1-14:2 - Mark Klaisoongnoen, Nick Brown, Oliver Thomson Brown:
I feel the need for speed: Exploiting latest generation FPGAs in providing new capabilities for high frequency trading. 15:1-15:2 - Konrad Moren, Diana Göhringer:
CoopCL: A Framework for Cooperative Execution of Data-parallel Kernels on Multi-device Platforms. 16:1-16:2
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-06 22:37 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
