default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDEWDTS 2024: Yerevan, Armenia
- IEEE East-West Design & Test Symposium, EWDTS 2024, Yerevan, Armenia, November 13-17, 2024. IEEE 2024, ISBN 979-8-3315-1576-8
- Vazgen Melikyan, David Revazyan, Ashot N. Harutyunyan, Vachagan Davtyan, Elen Ghazaryan:
Multiparametric Optimization and Penalty System in Integrated Circuit Component Placement. 1-4 - Zahra Mahdavi, Rezgar Sadeghi, Ali Shayanpour, Amirhosein Yazdanpanah, Zainalabedin Navabi:
AZMA: A Zynq-Based Monitoring and Fault Injection Framework for Processor Assessment. 1-6 - Vazgen Melikyan, Tigran Khachatryan
, Davit Galstyan, Eduard Harutyunyan:
Efficient Vision Transformer Deployment on Google Coral Through Knowledge Distillation. 1-3 - Vahan Sahakyan, Razmik Soghomonyan, Sergo S. Harutyunyan, Hrayr Sahakyan, Galstyan Arman, Ashot Katayan:
Aging Protected Precision CMOS Current Reference with Process, Supply Voltage and Temperature Compensation. 1-4 - Saeed Shokraneh, Mina Zolfy Lighvan, Mohammad Asadpour:
Enhancing K-Means Clustering Efficiency on FPGA: A Three-Design Approach to Parallel Implementation. 1-5 - Dani Tannir, Reem Haddara:
Harmonic Balance Modeling and Simulation of Nonlinear Memristors. 1-6 - Oleg Petrosyan, Razmik Soghomonyan, Hrayr Sahakyan, Vahan Sahakyan, Galstyan Arman, Gaenik Voskanvan, Anush Melikyan:
Fully Integrated Resistance Calibration Method Using Reference Frequency and MOSFET Capacitance. 1-4 - Rohit Badjatya, N. S. Vinay, Rahul Kumar, Jaynarayan T. Tudu, Masahiro Fujita, Virendra Singh:
Physical-Design Aware Scan Cell Reordering for Low Power Testing. 1-6 - Tigran Shahinyan:
A Comprehensive Approach for Testing EDA Tools in Linux Environment. 1-4 - Khaled Salah:
A Fast RTL-Based Test Generation Framework. 1-4 - Jakub Lojda, Josef Strnadel, Pavel Smrz, Václav Simek:
First Steps Towards Unified Low-Power IoT Design: The "DYNAMIC" Framework. 1-6 - Olesia Barkovska, Dmytro Nikolaienko, Patrik Rusnak, Vitalii Tkachov, Anton Havrashenko:
Analysis of the Efficiency of Using Computers with an Array-parallel Architecture for Processing Spectral Data of Astronomical Objects. 1-7 - Gurgen Grigoryan, Tigran Grigoryan, Kang Li, Xuefeng Zheng, Shavarsh Melikyan, Gevorg Harutyunyan:
Sense Amplifier Design Considering Reliability Issues. 1-4 - Palanichamy Manikandan, Ramesh Patel, Sundar Gopalakrishnan, Karthikeyan Palaniswamy:
Revolutionizing Industrial IoT with LoRaWAN for Smarter and Greener Industries. 1-5 - Sevak Ghukasyan, Roman Ivanyan, Edgar Papyan:
Power Gating Switch Turn on Time Adjustment to Reduce Possible Impact in Power Integrity. 1-4 - Sepuh Melikyan, Gurgen Melikian:
Advanced Edge Detection for Noisy SEM Images: A Hybrid Approach for Enhanced Precision. 1-4 - Armen Babayan, Samvel K. Shoukourian:
Results of Validation Analysis for Multi-Memory Bus BIST Engines. 1-3 - Hugo Boulissière, Adrien Prost-Boucle, Elena-Ioana Vatajelu, Giorgio Di Natale:
Autonomous FPGA Reconfigurability in Embedded Systems. 1-6 - Dmitry V. Efanov, Yeseniya I. Yelina:
Weight-Based Sum Codes Apply Coefficients from Leading Digits with Which the Powers of Two Begin for Calculations Control Organization in Discrete Systems. 1-8 - Volodymyr O. Doroshenko, Nadiia P. Stognii, Olha V. Zhyla, Elena A. Strelnikova, Maxim V. Sidorov, Olha O. Remayeva:
Mathematical Modeling of Exciting a Wideband Semitransparent Antenna with Longitudinal Slots by a Concentrated Source. 1-4 - Samat Rakimbekuulu, Kanatbek Shambetaliev, Gulzada Esenalieva, Al Khan:
Code Generation for Ablation Technique. 1-7 - Reza Baharvand, Mahsa Jamshidi, Mozhgan Rezaie Manavand, Rezgar Sadeghi, Zainalabedin Navabi:
Real-Time Automotive Accident Detection Using Unsupervised Machine Learning. 1-6 - Karen Amirkhanyan, Valery A. Vardanian, Samvel K. Shoukourian, Yervant Zorian:
Repair of Resistive Open Defects on Word-Lines and Bit-Lines of SRAMs. 1-6 - Armen Danielyan:
Mitigation of IR Drop Through Power Delivery Network (PDN) Reinforcement in Critical Zones. 1-4 - Artur Mkhitaryan, Lyudvig Hakobyan, Albert Gevorgyan:
High-Speed Continuous Time Linear Equalizer for Multi-Purpose SerDes Applications. 1-5 - Vladimir I. Tsarik, Dmitrii A. Bitsulia, Victor I. Djigan:
FPGA/ARM Design of Multibeam Adaptive Array for GNSS Receiver. 1-5 - Prakhar Agrawal, Meghna Agrawal, Radhika Juluri, Debapriya Sahu, Srinivas Venkata Veeramreddi, Harikrishna P, Ashlesha Yerramsetty:
A Step-by-Step Noise Figure Debug Methodology. 1-4 - Amer Dyab, H. Fatih Ugurdag:
NOVLI-ISA: A Novel Optimized Variable-Length Inclusive Instruction Set Architecture for RV32I/E Architecture. 1-6 - Philipp Heinrich, Mobayode O. Akinsolu, Shafiul Monir, Yuriy Vagapov:
Automatic Deburring of 3D-Printed Parts Using a Delta Robot and Augmented Reality. 1-5 - Raghunandana K. K, Yogesh Prasad K. R, Matteo Sonza Reorda, Virendra Singh:
TRRR: Accelerated Online Error Detecting and Correcting Fault Tolerant Architecture. 1-6 - Igor Zakharov, Olesia Botsiura, Oleh Novoselov, Iryna Zadorozhna, Alona Taranovska, Anna Yefimenko:
Analysis of the Application of Type B Correlation in Measurement Uncertainty Evaluation. 1-4 - Hande Ilkor, Gül Nihal Gügül, Mustafa Kemerci, Tuggba Günes:
Field Measurements and Energy Performance Modelling of Water Side Free Cooling System for Datacenters. 1-4 - Fatemeh Mohammadzadeh, Zeynab Sanati Najar, Zainalabedin Navabi:
LBIST Configuration and Golden Signature Extraction of Black Box IP Cores. 1-7 - Sh. Kh. Fazilov, O. R. Yusupov, Kh. S. Abdiyeva, M. S. Abduraxmonov, A. A. Qodirov:
Comparative Analysis of Noise Reduction Filters for the Quality Enhancement of Mammography Images. 1-5 - Jirí Dostál, Martin Sutovsky:
Cybersecurity Maturity of Smart Home IoT Devices. 1-6 - Anja Tanovic, Ivan Mezei:
Embedded Parallel K-Means Algorithm Evaluation on ESP32 Across Various Memory Allocations. 1-7 - Elza Jintcharadze, Lika Khinkiladze, Tsitsino Sarajishvili:
Enhanced Homomorphic Encryption Scheme for Cloud Technology Security. 1-5 - Palanichamy Manikandan, Ramesh Patel, Sundar Gopalakrishnan, Karthikeyan Palaniswamy:
Advanced Path Delay Fault Testing Strategies in High-Performance Digital Circuits. 1-5 - Tina Hashemi, Rezgar Sadeghi, Maryam Rajabalipanah, Zahra Hojati, Zainalabedin Navabi:
Configurable DRAM Access for Neural Network Accelerators: A SystemC Virtual Platform Approach. 1-6 - Khaled Salah:
Revisiting UVM. 1-4 - Gegham A. Petrosyan, Ani Martoyan, Sargis Ghulyan, Siranush Sargsyan, Sargis Khachatryan:
Deterministic Jitter Reduction Technique in Ultra High Speed Frequency Dividers. 1-4 - Zahra Hojati, Zahra Jahanpeima, Maryam Rajabalipanah, Hossein Ta'ati, Atefe Rabiei, Zainalabedin Navabi:
Sharing AES Engine for RISC-V Custom Instructions Performing Encryption and Decryption. 1-6 - Sh. Kh. Fazilov, Kh. S. Abdiyeva, O. R. Yusupov, Erali Eshonqulov, Ziyodullo Malikov:
Construction of a Quasi-Linear Ensemble of Algorithms for Diagnosing Tumors Detected from Mammography Images. 1-5 - Khushi Sahay, Sonu Sharma, Aryan Gupta, Ansh Makker, Chandni Bajaj, Dharmendra Kumar Upadhyay:
Compact 2.45 GHz RFID Reader Antenna for IoT Networks. 1-4 - Sepideh Kheirollahi, Sinatra Babele Khanshan, Zainalabedin Navabi:
A Hierarchy of Machine Learning Processing Elements with Joint Micro Programmable Computation and Indexing. 1-6 - Amirhesam Jafari Rad, Arista Monazzam, Amirhosein Reyhani ShowkatAbad, Saeed Safari:
Real-Time Crosswalk Segmentation Using FPGA Based Spiking Neural Networks: A Comparison of Integrate-and-Fire and Izhikevich Hardware Neural Models. 1-6 - Dmitry V. Efanov, Tatiana S. Pogodina:
Hamming Codes with Check Bits that are Described by Self-Dual and Self-Quasidual Boolean Functions. 1-10 - Vazgen Meliqyan, Vachagan Davtyan, Ashot N. Harutyunyan, David Revazyan, David Marukhyan:
Novel Adaptive Crossover Mechanism for Genetic Algorithm on Integrated Circuit Cell Placement. 1-4 - Sze Hei Li, Zoya Dyka, Alkistis Aikaterini Sigourou, Peter Langendoerfer, Ievgen Kabin:
Practical Investigation on the Distinguishability of Longa's Atomic Patterns. 1-7 - Mahdi Chavoshi, Mina Zolfy Lighvan, Leili Mohammadkhanli:
Efficient Implementation of a Lightweight AI Classification Model for Handwriting Detection on FPGA. 1-4 - Vazgen Melikyan, Gurgen Grigoryan, Xuefeng Zheng, Kang Li, Shavarsh Melikyan, Tigran Grigoryan:
Aging-Aware Design Method for Reliable Analog Integrated Circuits Combining Reliability-Aware Circuit Architectures, Transistor's Threshold Voltage and Operating Point-Dependent Degradation. 1-4 - Sargis Simonyan, Karen Nikoghosyan:
Enhancing TTS Performance for Noisy and Low-Resource Languages Using Advanced Noise Removal Techniques. 1-7 - Hovhannes Gomtsyan, Hrayr Sahakyan, Razmik Soghomonyan, Vahan Sahakyan, Garnik Voskanyan, Anush Melikyan, Sergo S. Harutyunyan:
Reliable All PMOS Voltage Doublers for Low-Voltage Applications. 1-4 - Vladimir Hahanov, Eugenia Litvinova, Hanna Hahanova, Svetlana Chumachenko, Zaza Davitadze, Irina V. Hahanova, Heorhii Kulak, Veronika Ponomarova, Abdullayev Vugar Hacimahmud:
Vector-Logical In-Memory Simulation of Faults as Truth Table Addresses. 1-6 - Vladimir Hahanov, David Devadze, Ivan Hahanov, Svetlana Chumachenko, Eugenia Litvinova, Volodymyr Obrizan, Pashkov Dmytro, Alexander Mishchenko, Nataliya Maksymova:
Prompt-Testing of Logic. 1-5 - Abdul Moeed Khan, Mehdi Bagheri:
Minimizing Grid Dependency and EV Charging Costs with PSO-Based Microgrid Energy Management. 1-5 - Karen Amirkhanyan, A. Babayan, Samvel K. Shoukourian, Valery A. Vardanian, Yervant Zorian:
An Approach for Increasing Memory Repair Efficiency. 1-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-29 00:15 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
