default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID11th ESTImedia 2013: Montreal, QC, Canada
- The 11th IEEE Symposium on Embedded Systems for Real-time Multimedia, Montreal, QC, Canada, October 3-4, 2013. IEEE 2013, ISBN 978-1-4799-1285-8
- Kai-Mao Cheng, Cheng-Yen Lin, Yu-Chun Chen, Te-Feng Su, Shang-Hong Lai
, Jenq Kuen Lee:
Design of vehicle detection methods with OpenCL programming on multi-core systems. 88-95 - Bruno Bodin, Alix Munier Kordon, Benoît Dupont de Dinechin:
Periodic schedules for Cyclo-Static Dataflow. 105-114 - Pierre G. Paulin:
Mapping data-intensive applications to an explicitly managed memory architecture: Challenges and solutions. 1 - Raj Rajkumar:
Multimedia abstractions and applications in embedded real-time systems. 1 - Shih-Wei Liao:
High-level compute APIs and performance portability on Android. 1 - Marco Cox, Amit Kumar Singh, Akash Kumar, Henk Corporaal:
Thermal-aware mapping of streaming applications on 3D Multi-Processor Systems. 11-20 - Gang Chen, Kai Huang, Alois C. Knoll:
Abstract: Energy optimization for real-time multiprocessor system-on-chip with optimal DVFS and DPM combination. 40 - Haseeb Bokhari, Haris Javaid, Sri Parameswaran:
System-level optimization of on-chip communication using express links for throughput constrained MPSoCs. 68-77 - Chanhee Lee, Sungchan Kim, Soonhoi Ha:
Efficient run-time resource management of a manycore accelerator for stream-based applications. 51-60 - Mohammad Ashraful Anam, Paul N. Whatmough, Yiannis Andreopoulos:
Precision-energy-throughput scaling of generic matrix multiplication and discrete convolution kernels via linear projections. 21-30 - Anas Toma, Jian-Jia Chen:
Server resource reservations for computation offloading in real-time embedded systems. 31-39 - Todor P. Stefanov, Maurizio Palesi, Jian-Jia Chen, Jörg Henkel:
Message from the chairs. 1 - Davit Mirzoyan, Sander Stuijk, Benny Akesson, Kees Goossens:
Throughput analysis and Voltage-Frequency Island partitioning for streaming applications under process variation. 1-10 - Hung-Shuen Chen, Jr-Yuan Chiou, Cheng-yan Yang, Yi-jui Wu, Wei-Chung Hwang, Hao-Chien Hung, Shih-wei Liao:
Design and implementation of high-level compute on Android systems. 96-104 - Lars Schor, Andreas Tretter, Tobias Scherer, Lothar Thiele:
Exploiting the parallelism of heterogeneous systems using dataflow graphs on top of OpenCL. 41-50 - Wei Quan, Andy D. Pimentel:
An iterative multi-application mapping algorithm for heterogeneous MPSoCs. 115-124 - Ye Gao, Naoki Shoji, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Design and evaluation of a media-oriented vector processor with a multi-banked cache memory. 78-87 - Xiaohang Wang, Zhiming Li, Mei Yang, Yingtao Jiang, Masoud Daneshtalab, Terrence S. T. Mak:
A low cost, high performance dynamic-programming-based adaptive power allocation scheme for many-core architectures in the dark silicon era. 61-67
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-12 22:56 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
