


default search action
Low-Power Variation-Tolerant Design in Nanometer Silicon 2011
- Swarup Bhunia

, Saibal Mukhopadhyay:
Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer 2011, ISBN 978-1-4419-7417-4 - Aditya Bansal, Rahul M. Rao:

Variations: Sources and Characterization. 3-39 - Wei Zhang

, James Williamson, Li Shang:
Power Dissipation. 41-80 - Swaroop Ghosh:

Effect of Variations and Variation Tolerance in Logic Circuits. 83-108 - Sachin S. Sapatnekar

:
Statistical Design of Integrated Circuits. 109-149 - Hamid Mahmoodi

:
Low-Power and Variation-Tolerant Memory Design. 151-183 - Bipul C. Paul, Arijit Raychowdhury:

Digital Subthreshold for Ultra-Low Power Operation: Prospects and Challenges. 185-207 - Meeta Sharma Gupta, Pradip Bose:

Variation-Tolerant Microprocessor Architecture at Low Power. 211-247 - Georgios Karakonstantis, Kaushik Roy:

Low-Power and Variation-Tolerant Application-Specific System Design. 249-292 - Shreyas Sen, Vishwanath Natarajan, Abhijit Chatterjee:

Low-Power Adaptive Mixed Signal/RF Circuits and Systems and Self-Healing Solutions. 293-333 - Nikil Mehta, André DeHon:

Low-Power Techniques for FPGAs. 337-363 - Nikil Mehta, André DeHon:

Variation and Aging Tolerance in FPGAs. 365-380 - Benjamin Gojman, Nikil Mehta, Raphael Rubin, André DeHon:

Component-Specific Mapping for Low-Power Operation in the Presence of Variation and Aging. 381-432

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID














